Postgraduate Diploma in Mixers, LO and RF Chain
Online 800 h Postgraduate Diploma in Mixers, LO and RF Chain. 8 modules covering 3GPP TS 38.101-1, ETSI EN 300 328 and Keysight PathWave SystemVue. Assigned tutor and open enrolment.
Take the controls.
Run a real engineering trade-off from this field. Move the sliders, watch the model react in real time and beat the challenge.
What you will be able to do
Compare transceiver architectures according to their application.
Characterise mixers in terms of losses, noise, isolation and spurious signals.
Analyse the phase noise of local oscillators.
Design integer-N and fractional-N PLL synthesisers.
Prepare gain, noise and linearity budgets for an RF chain.
Select RF filters and passive components.
Experimentally verify the performance of a transceiver.
Who it's for
- RF systems engineer looking to specialise in Mixers, LO and RF Chain.
- Transceiver designer looking to specialise in Mixers, LO and RF Chain.
- Frequency synthesis engineer looking to specialise in Mixers, LO and RF Chain.
- RF measurement engineer looking to specialise in Mixers, LO and RF Chain.
- Software-defined radio engineer looking to specialise in Mixers, LO and RF Chain.
- Communications hardware engineer looking to specialise in Mixers, LO and RF Chain.
- Engineering or science graduates looking to enter the telecommunications sector.
What you'll work with
- 3GPP TS 38.101-1
- ETSI EN 300 328
- ETSI EN 301 893
- IEEE 1139-2022
- ITU-R SM.329
- CISPR 32
- ETSI EN 303 413
8 modules · 800 h
1.1Double-conversion superheterodyne receiver1.2Direct conversion and zero IF1.3Low intermediate frequency receivers1.4Direct RF sampling conversion1.5Direct-conversion transmitters1.6Frequency planning and image frequencies1.7Instantaneous bandwidth and selectivity1.8Software-defined receivers1.9Architecture comparison by application1.10Case study: frequency plan for a receiver
2.1Mixing as non-linear multiplication2.2Single and double-balanced diode mixers2.3Gilbert cell2.4Passive CMOS mixers2.5Image-reject mixers2.6IQ mixers and quadrature modulators2.7Conversion losses and noise figure2.8LO-RF and LO-IF isolation2.9Spurious products and spurious table2.10Laboratory: characterisation of a balanced mixer
3.1LC and crystal oscillators3.2Voltage-controlled oscillators (VCO)3.3Phase noise and the Leeson model3.4Jitter and its relationship to phase noise3.5Cavity and dielectric oscillators3.6TCXO and OCXO references3.7Sensitivity to vibration and temperature3.8Oscillator pulling and pushing3.9Phase noise measurement3.10Practical: phase noise measurement of a VCO
4.1Integer-N PLL loops4.2Fractional-N PLLs and sigma-delta modulation4.3Loop filter and stability4.4Direct digital synthesis (DDS)4.5Fractional and reference spurs4.6Lock time and switching4.7Frequency multipliers4.8Clock distribution to multiple channels4.9Phase synchronisation between synthesisers4.10Workshop: loop filter design for a PLL
5.1Chain gain budget5.2Cascaded noise figure calculation5.3Cascaded linearity and system IIP35.4Automatic gain control5.5Preselection and channel filtering5.6Dynamic range of the chain5.7Effect of phase noise on demodulation5.8IQ imbalance and carrier leakage5.9Optimal placement of each block5.10Practical: link budget with SystemVue
6.1SAW and BAW filters6.2Ceramic and cavity filters6.3Microstrip and stripline filters6.4Duplexers and diplexers6.5Couplers and power dividers6.6RF switches6.7Attenuators and phase shifters6.8Baluns and transformers6.9Selection based on losses and rejection6.10Laboratory: measurement of a SAW filter with a VNA
7.1PCB design for RF chains7.2Inter-stage isolation and shielding7.3Receiver sensitivity measurement7.4Blocking and selectivity measurement7.5Emission spurious measurement7.6IQ imbalance calibration7.7Broadband measurement equipment7.8Automation of RF testing7.9Correlation with the design budget7.10Case study: verification of a sub-6 GHz transceiver
8.1Radio system specification8.2Choice of transceiver architecture8.3Frequency and spurious plan8.4Design of the local oscillator and synthesiser8.5Selection of mixers and filters8.6Noise and linearity budget8.7Measurement plan8.8Design conclusions8.9Report and presentation8.10Final review with the tutor
How you'll learn
100% online training on the SEIUM campus, with downloadable material, recorded classes and an assigned technical tutor. There are no fixed timetables: students progress at their own pace within the enrolment period, which makes it possible to combine the programme with work.
Each module combines theory, guided reading of the original standard and applied exercises. The working software is Keysight PathWave SystemVue, Keysight PathWave ADS, Analog Devices ADIsimPLL, MATLAB RF Blockset, Cadence AWR Visual System Simulator, in free, academic or evaluation versions. Assessments are based on real measurement procedures for phase noise with a signal analyser, mixer characterisation with a vector network analyser, and verification of receiver sensitivity and blocking. Assessment is continuous across modules, plus the final integrative project.
Build it end to end
Your final project follows the real engineering workflow, step by step, reviewed by your tutor.
Compare transceiver architectures according to their application.
Characterise mixers in terms of losses, noise, isolation and spurious signals.
Analyse the phase noise of local oscillators.
Design integer-N and fractional-N PLL synthesisers.
Prepare gain, noise and linearity budgets for an RF chain.
Where this takes you
Requirements
- Prior technical training or professional experience in the sector. No university degree is required.
- Internet connection and a computer capable of running the programme's software.
- A level of Spanish sufficient to follow technical standards documentation.
Ready to start?
Send your application today. Our admissions team replies within 72 hours with your study plan and funding options.
Frequently asked questions
The programme comprises 800 total hours spread over 6 to 8 months. That is an average of 10 to 15 hours per week, compatible with full-time work.
The programme works with Keysight PathWave SystemVue, Keysight PathWave ADS, Analog Devices ADIsimPLL, MATLAB RF Blockset, Cadence AWR Visual System Simulator. Free, academic or evaluation versions are used, and the tutor indicates the free alternative where one exists.
A SEIUM diploma awarded upon passing continuous assessment and the integrative project. It is in-house training, not an official qualification from the Ministry.
Yes. Modules passed in a Course or Postgraduate Diploma in the same area are credited towards the higher-level programme. Check the recognition policy when you enrol.
Related programmes
Postgraduate Diploma in CI/CD for Embedded Systems and HIL Farms
Online 800-hour Postgraduate Diploma in CI/CD for Embedded Systems and HIL Farms. 8 modules covering ISO 26262-8, Automotive SPICE 4.0 and Jenkins. Assigned tutor and enrolment…
Diploma in Hypervisors on ARM/x86 and I/O Virtualization
Online postgraduate diploma of 800 hours in hypervisors on ARM/x86 and I/O virtualisation. 8 modules covering virtualisation principles, ARM and x86 hardware virtualisation, I/O virtualisation, embedded…
Diploma in HDL/HLS Design and Functional Verification
Online postgraduate diploma of 800 hours in HDL/HLS Design and Functional Verification: 8 modules covering RTL design in VHDL and SystemVerilog, digital microarchitecture, high-level synthesis, testbenches,…
More in Electronics, Embedded Systems & Telecom
All Electronics, Embedded Systems & Telecom programmes → · How to apply · Fees & financing · Scholarships