Diploma in HDL/HLS Design and Functional Verification
About us Diploma in HDL/HLS Design and Functional Verification
The Diploma in HDL/HLS Design and Functional Verification provides comprehensive training in the development of complex digital systems. It focuses on the use of hardware description languages (HDL), such as Verilog and VHDL, and on high-level design (HLS) to optimize performance and efficiency. Functional verification is addressed, using advanced methodologies and tools to ensure the correct operation of designs, with an emphasis on simulation, emulation, and comprehensive testing. The diploma covers key concepts such as logic synthesis, static analysis, and design for verifiability (DFV), preparing professionals to design and verify integrated circuits and embedded systems.
The program includes hands-on experience with industry-leading tools for simulation, debugging, and formal verification. The FPGA/ASIC design flow is analyzed from specification to implementation. This training prepares professionals for roles such as hardware designers, verification engineers, digital systems architects, and test specialists, strengthening employability in sectors such as electronics, telecommunications, and embedded systems.
Target keywords (naturally occurring in the text): HDL design, HLS design, functional verification, Verilog, VHDL, digital simulation, logic synthesis, FPGA design, ASIC design, embedded systems.
Diploma in HDL/HLS Design and Functional Verification
- Format:
- Duration:
- Hours: 900 H
- Language:
- Credits:
- Registration date: 08-09-2026
- Strat date: 19-10-2026
- Available places: 11
1,695 $
Competencies and results
What you will learn
Who this program is for:
Diploma in HDL/HLS Design and Functional Verification
9.9 Introduction to Digital Systems
9.9 Logic Gates and Boolean Algebra
9.3 Combinational Circuit Design
9.4 Sequential Circuit Design
9.5 Timing and Signal Diagrams
9.6 Introduction to Finite State Machines
9.7 Number Systems and Codes
9.8 Introduction to Memories
9.9 Basic HDL Concepts (VHDL and Verilog)
9.9 Structure of an HDL Module
9.3 Data Types and Operators
9.4 Declaration of Signals and Variables
9.5 Control Structures (If, Case, Loops)
9.6 Combinational Circuit Design in HDL
9.7 Sequential Circuit Design in HDL
9.8 Structural and Behavioral Design
3.9 Introduction to High-Level Synthesis (HLS)
3.9 HLS Workflow
3.3 Process-Oriented Design Algorithms
3.4 Design Constraints and Optimization
3.5 Interface Design
3.6 HLS Tools (e.g., Vivado HLS, Intel HLS)
3.7 Performance and Latency Analysis
3.8 Source Code Optimization for HLS
4.9 Functional Verification Concepts
4.9 Verification Methodologies
4.3 Simulation Environments (e.g., ModelSim, QuestaSim)
4.4 Writing Testbenches
4.5 Testing Techniques: White Box and Black Box Testing
4.6 Code Coverage and Design Coverage
4.7 Formal Verification
4.8 Debugging and Fault Analysis
5.9 HDL/HLS Design Flow
5.9 Hardware Design using HDL
5.3 Synthesis, Implementation, and Routing
5.4 System-on-a-Chip (SoC) Design
5.5 Peripheral Design (UART, SPI, I9C)
5.6 Implementing Algorithms in Hardware
5.7 Using IPs and Libraries
5.8 Bitstream Generation and Programming
6.9 Advanced Optimization Techniques
6.9 Performance and Area Optimization
6.3 Algorithm-Level Optimization
6.4 Optimization for HLS
6.5 Power Optimization Techniques
6.6 Optimization for FPGAs and ASICs
6.7 Analysis of Optimization Results
6.8 Regression Test Design
7.9 Design of Digital Signal Processing (DSP) Systems
7.9 Embedded Systems Design
7.3 Applications in Communications
7.4 Applications in Computer Vision
7.5 Design of Hardware Accelerators
7.6 Design of Control Systems
7.7 Design for the Automotive Industry
7.8 Design for the Aerospace Industry
8.9 EDA (Electronic Design Automation) Tools
8.9 Flows 8.3 HDL/HLS Design Workflow
8.4 Integration with Simulation Software
8.5 Version Control
8.6 Design Flow Automation
8.7 Debugging and Error Analysis
8.8 Report and Documentation Generation
8.9 Collaboration in Design Teams
9.9 FPGA and ASIC Implementation
9.9 Low Power Design
9.3 High Speed Design
9.4 Integrated Circuit Design
9.5 IP Integration
9.6 Timing and Stability Analysis
9.7 Manufacturing Tests
9.8 Package Design
9.9 System Integration
9.90 Final System Verification
Capstone-type projects
Admissions, fees and scholarships
Do you have any questions?
Our team is ready to help you. Contact us and we’ll get back to you as soon as possible.